Zesto: A Cycle-Level Simulator for Highly Detailed Microarchitecture Exploration

Gabriel H. Loh, Samantika Subramaniam, Yuejian Xie
Georgia Institute of Technology
College of Computing
{loh,samantik.corvarx}@cc.gatech.edu

Abstract
For academic computer architecture research, a large number of publicly available simulators make use of relatively simple abstractions for the microarchitecture of the processor pipeline. For some types of studies, such as those for multi-core cache coherence designs, a simple pipeline model may suffice. For detailed microarchitecture research, such as those that are sensitive to the exact behavior of out-of-order scheduling, ALU and bypass network contention, and resource management (e.g., RS and ROB entries), an over-simplified model is not representative of modern processor organizations. We present a new timing simulator that models a modern x86 microarchitecture at a very low level, including out-of-order scheduling and execution that much more closely mirrors current implementations, a detailed cache/memory hierarchy, as well as many x86-specific microarchitecture features (e.g., simple vs. complex decoders, micro-op decomposition and fusion, microcode lookup overhead for long/complex x86 instructions).

1. Introduction
Simulators are indispensable tools for computer architects, and as such many different simulators have been developed filling many different research and development needs. A variety of detailed, cycle-level models have been developed over the years, but in most cases the hardware organization assumptions are far too simplistic to be able to represent contemporary high-performance processor microarchitectures. For example, the highly popular SimpleScalar 3.0 toolset [1] makes use of out-of-order scheduling logic derived from the Register Update Unit (RUU) approach which is now almost two decades old! In other situations, the target or supported ISA(s) of the simulators simply do not expose some of the microarchitectural complexities associated with main-stream CISC (x86) architectures.

In this paper, we introduce a new simulator model called Zesto\(^1\), which provides very detailed cycle-level simulation of a processor microarchitecture similar to contemporary high-performance x86 processors. Zesto was primarily developed to provide a tool to support research in low-level microarchitecture design for the x86 ISA.

\(^1\)Zesto used to be a U.S. national fast-food franchise known for very rich and heavy ice cream. We chose this name because our simulator is very rich (highly detailed) and also very heavy (slow).

2. Related Work (Why Another Simulator?)
There are already a very large number of processor and system simulators available to the community, and so before presenting any new tool, we must first address the question of why this tool is even necessary. We will briefly summarize some of the most relevant existing tools, and we will point out what features are missing or are unnecessary for the types of low-level microarchitectural simulations that our Zesto simulator targets. We are in no way positioning our tool as “better” than any of these other existing tools; for different types of research studies as well as educational objectives, different tools will be appropriate.

2.1. The SimpleScalar Family
The SimpleScalar Toolset is a hugely popular set of simulation tools that have now been available to the public for well over a decade. Hundreds of academic papers have been published where the results were produced with SimpleScalar or SimpleScalar-derived simulators.\(^2\) SimpleScalar, as distributed however, was never meant to be an actual simulator; it is a simulator toolset. The popular out-of-order timing simulator (sim-outorder) was only meant as an example of how one could build a simple cycle-level simulator using the toolset. Sim-outorder was not meant as a reference simulator to be used by the masses. The ease-of-use of the simulator, however, made sim-outorder an almost de facto standard for simulation-based research studies for many years.

One of the strengths, and also a great weakness, of the sim-outorder timing simulator is that it is in fact very simple. The model allows graduate and undergraduate students to quickly get their hands dirty and perform some interesting explorations of out-of-order processors. The simplicity, however, also hides away microarchitectural details so much that many students end up believing that the sim-outorder model is more or less how modern processors really work. The sim-outorder scheduling logic is based off of the nearly two-decade-old Register Update Unit (RUU) organization [24], which treats the reorder buffer and issue queue/reservation stations as a single monolithic block. Other simplifications include combining decode, branch resolution, predictor updates and structural allocation all into the same stage, and the scheduling and execution form

\(^2\)This statistic is based off of the “Who’s using it?” webpage from the SimpleScalar website which was last updated in 2003 (in that year alone they have listed 110 publications using their tools).
a single hardware loop; the list goes on, but there is no need to belabor the point as this is not really the fault of the SimpleScalar Toolset (they cannot really take the blame for other researchers choosing to use an out-dated model that was primarily intended to be an example simulator).

Since 2001, SimpleScalar has also provided a version 4.0 “pre-release” that includes their MASE timing simulator [11]. The MASE simulator adds more detail to a few critical areas of the processor, such as using a separate reorder buffer and scheduler organization as well as some support for accounting for load-latency mischeduling (replays). MASE also provided a better overall simulator organization employing an oracle functional simulator that executes at fetch (as opposed to at decode in sim-outorder) thereby being able to support simulations with true oracle control-flow information. Recently, an x86 version of SimpleScalar was made available to a limited number of “early testers,” and unfortunately it seems that MASE was not extended to support the x86 ISA. The provided x86 timing simulator was simply sim-outorder, which we view as a step backward from MASE. This provided our initial motivation to develop a new out-of-order processor simulator for x86 that provides detailed modeling of a modern x86-based microarchitecture.

2.2. PTLsim

More recently, the State University of New York at Binghamton has released the PTLsim simulator which is a detailed x86 timing simulator that models a much more modern microarchitecture [27]. The simulator uses a variety of code caching techniques, native execution, and even hand-optimized SSE assembly code to provide very high levels of simulation performance (i.e., simulated instructions per second). While PTLsim provides a much greater level of microarchitectural detail than the earlier SimpleScalar models, there are still a variety of areas where our Zesto timing model is even more detailed. Its highly-optimized coding style provides relatively high simulation speeds (including performance critical sections being hand-coded and optimized using inline SSE assembly instructions), which in turn makes the code far more difficult to modify.

2.3. PinTools

While not a simulator per se, the Pin dynamic instrumentation tools [13] provide a way to build simulator-like tools that run on native x86 binaries. Pin provides a powerful tool for a wide variety of computer architecture studies, but we chose not to make use of it because Pin does not provide a natural way to model the effects of wrong-path (branch mis-prediction induced) instruction behaviors. For the purposes of building a cycle-level model, the PinTool would have to be invoked on every instruction, but since Pin interacts with a program actually executing on the native hardware, wrong-path instructions, which are by definition invisible or even non-existent beyond the ISA interface, cannot be observed. For detailed modeling of modern x86 processors, we also desired to be able to decompose x86 instructions into RISC-like micro-operations, also known as micro-ops or µops. Since µops are invisible above the ISA boundary, Pin would not be able to provide this information, which would basically force the PinTool to perform a significant amount of decode work anyway, thereby losing a significant amount of the speed benefit from native execution.

2.4. Other Tools

Due to our objective of performing x86-centric microarchitecture research, many of the other excellent simulation frameworks/environments available to the community were not considered due to their lack of support for the x86 ISA. These include SESC [19], GEMS [14], M5 [2], RSIM [9], Liberty [25], Microlib [18], SimFlex [23] and others. While some of these projects report on-going development to add support for x86, such support is not yet available. Again, we emphasize that these are actually very good tools for studying the types of research problems that they were designed for, but the hardware models and assumptions on the pipeline organization did not fit our needs for highly-detailed x86 microarchitecture modeling and exploration.

3. Overall Organization

The high-level organization of the simulator consists of an oracle “execute-at-fetch” functional simulator coupled with the detailed timing simulator written in a mix of C and C++. Figure 1(a) shows this organization. Due to the detailed modeling of many microarchitectural components (described in Section 4), the speed of the simulator is fairly slow (10’s of KIPS) compared to some other simulators (MIPS in some case). While those accustomed to academic simulators may balk at this relatively low simulation speed, this rate is comparable to detailed industrial simulators. Due to Zesto’s low simulation speed, we did not include true “execute-at-execute” simulation such as that found in MASE [11] and M5 [2]. The organization of the code, however, is structured to allow for easy extension to include execute-at-execute functionality if desired or necessary, for example, for the correct simulation of multi-processor memory ordering [16].

The functional oracle executes instructions based on the guidance of the modeled fetch engine (to be described later). If the fetch engine directs the oracle down a mispredicted path, the oracle will attempt to execute down the wrong path. The oracle maintains a queue of all “in flight” instructions, so that when the misprediction is eventually detected by the timing simulator, the oracle can simply rewind its state. Store instructions are handled in a fashion similar to MASE’s oracle, where the stores are not permitted to actually modify the simulated memory. Instead, an
auxiliary speculative memory data structure tracks all stores that are in-flight in the simulation, and all loads must check for forwarded bytes from these stores before obtaining values from the simulated memory. The handling of these speculative stores can get slightly complex due to x86’s many memory sizes as well as allowing unaligned and overlapping accesses. For example, the processor may contain a two-byte store to address X[1] (which includes the byte at X[2]) and a two-byte store to address X[2] (which includes X[3]). A four-byte load from address X[0] needs to read bytes from X[0] through X[3], which means the oracle must splice together the one X[1] byte from the first store (but not X[2] which is overwritten by the second store), two bytes from the second store X[2] and X[3], and one more byte X[0] from the simulated memory. This is graphically shown in Figure 1(b). Note that this has nothing to do with the timing simulator, but this careful handling of memory operations is just for the correct operation of the oracle functional simulator.

To “execute” an x86 instruction, the oracle actually first decomposes the original x86 instruction into a sequence of RISC-like micro-operations, or µops, that implement the equivalent functionality of the original x86 macro-operation, or macro-op. The oracle then functionally executes each of the individual µops. In this fashion, all register values, all memory values, and all branch outcomes are known before the instruction even enters the pipeline. This provides the ability to conduct a range of oracle and limit-type studies that are not (at least easily) possible with trace-based or instrumentation-based simulation techniques. The exact interaction of the oracle with the pipeline will be further elaborated later when we discuss the fetch engine in Section 4.

The overall pipeline is divided into five major components or blocks, although it is important to not think of these as actual pipeline “stages” since each component may be comprised of many actual pipeline stages, queues, and other structures. Figure 1(c) shows these as the fetch, decode, allocation (alloc), execution (exec) and commit blocks. The fetch block deals exclusively with the macro-op structures, since in a real processor, µops do not even exist until after the macro-op has been decoded into µops. The decode block deals with both macro-ops and µops, with macro-ops entering at one end, and µops exiting the other. After this point up until the final commit process, the remaining hardware blocks deal with µops directly. Only the final commit process needs to be aware of the original macro-ops to ensure atomic commit of x86 instructions.

The internal data structures for the x86 macro- and micro-ops, schematically illustrated below the pipeline components, are organized to reflect the pipeline organization. All data associated with a given block are grouped together in individual structures (indicated by different levels of shading). While this increases the verbosity of the actual simulator code (e.g., “uop—decode.is_load” vs. “uop—is_load”), it forces the simulator programmer to always be aware of where data are coming from in the processor. For example, code in the fetch block should not make use of information from the decode stage because in a real pipeline, the instruction has not yet even entered the decode stage, let alone been decoded. By partitioning the information into block-specific structures, any “unrealistic” use of data is explicitly declared in the code (e.g., simply running a grep of “decode” on the fetch block will show the cases where the programmer “cheated”). In some cases, accessing data earlier than is possible may be desirable (e.g., limit studies), and in other cases it may simply be tolerated (e.g., the programmer decides to assume that the BTB can provide some pre-decode information), but the organization forces the programmer to acknowledge the violation.

4. Zesto Microarchitectural Model

The five primary pipeline blocks described in the previous section are only those blocks associated with the main processor pipeline. Many other typical blocks are simply instantiated within these existing blocks (e.g., L1 caches), and all remaining structures outside of a typical core are captured within an “uncore” block. In this section, we will ex-
plain the details of the models for each of the blocks, focusing specifically on areas where our model provides more detail than most other models, or where there are x86-specific microarchitectural features.

### 4.1. Fetch

The fetch engine is the entry point into the processor, shown in Figure 2. At the start of each cycle, the fetch engine attempts to make a single cacheline’s worth of instructions. Starting from the current PC (program counter), the fetch engine requests macro-ops from the oracle. The fetch engine will continue to do so until fetch needs to go to a different cache line. Note that during this process, the fetch engine has no interaction with the instruction cache, but when this process finishes, all instructions associated with the cache line will have been executed by the oracle. The fetch engine then makes a single request to the instruction cache and the ITLB for this one cache line. Contrast this against most other academic simulators where a separate IL1 request is generated for every instruction. A research study for reducing IL1 energy consumption that uses a simulator with per-instruction IL1 access modeling will over-inflate the number of observed cache accesses and therefore likely report inflated power savings.

Due to x86’s variable-length instruction encoding, some instructions may span across two cache lines. In such cases, the oracle “executes” the instruction along with the first cache line, but the fetch engine must actually issue a second request to the IL1 for the additional cache line (which cannot happen in the same cycle as the original fetch). Any bytes associated with the “split” instruction must wait in the instruction byte queue (byteQ) until the remaining bytes have arrived. Only then can the macro-op proceed into the predecode pipeline. Note that the instruction byte queue is simply an array of raw, undeoded bytes directly fetched from the instruction cache. At this point, the modeled processor does not even “know” where the instructions are (i.e., that requires instruction length pre-decoding which happens later).

Another interesting aspect of the Zesto fetch model is how it handles the interaction between the IL1 and the ITLB. In many simulated processor models, the IL1 and ITLB are effectively two separate and independent cache structures. The fetch latency of an instruction is simply computed as the maximum latency between the two. While the access to both IL1 and ITLB can be started in parallel, in a virtually-indexed, physically-tagged IL1, the IL1 tag check cannot happen until the TLB translation has completed. In the case of an ITLB miss, the Zesto fetch model stalls the completion of the IL1 access until the ITLB translation has returned from the lower levels of the cache hierarchy.

From the instruction byte queue, the bytes then enter a predecode pipeline whose job is to perform the basic instruction length decoding. This pipeline stage effectively scans the raw bytes in the instruction byte queue to perform just enough decoding to figure out where instructions start and end. Note that the simulator is not actually performing the work of real instruction length decoding because the oracle has effectively done all of the necessary decoding work, but this models the timing and bandwidth constraints that such a piece of hardware would impose on the delivery of instructions to the rest of the pipeline. At the end of this predecode pipeline (which may be a single stage), the resulting instructions (macro-ops) are placed in an instruction queue (IQ) with one x86 macro-op per entry.

The fetch block is also home to the branch predictor, which includes direction predictors (multiple to support arbitrary hybrid predictors), BTBs (plural because a separate indirect-jump BTB may be instantiated), and the return address stack. The user can configure any number of component direction predictors, and then specify a single meta-predictor that combines the predictions together. The individual components can be any of the supported algorithms (the object-oriented organization of the predictor modules makes adding new algorithms to the simulator very simple), and the meta-predictor can implement a variety of different techniques such as classical tournament-based selection [17], multi-hybrid selection [5], or fusion techniques [4, 12].

### 4.2. Decode

The decode block accepts x86 macro-ops and converts them into RISC-like μops to be consumed by the remainder of the pipeline. Figure 3 illustrates the components in the Zesto decode process. Multiple macro-ops can enter the decode pipeline per cycle. From a simulation perspective, this pipeline is used primarily to model the latency of the decode
process. Furthermore, the pipeline is “non-compressing” in that a stage must be completely empty before instructions from the previous stage may advance (all or nothing). This is more practical for actual processor implementation because otherwise every pair of pipeline stages would need logic to detect how many slots will be freed up, how many instructions can move forward, and to which slots they will move forward to.

At the end of the pipeline, we crack the macro-ops into \( \mu \text{ops} \) subject to a variety of decoding constraints. Conceptually, each decode lane has a decoder with a different level of decoding capability. For example, in the original Intel Pentium-Pro, the three-wide “4-1-1” decoder consisted of a complex decoder that could handle most macro-ops so long as they decompose into four \( \mu \text{ops} \) or less, and the remaining two decoders can only handle macro-ops that convert directly to one \( \mu \text{op} \) each. Zesto models this type of constraint by associating each lane with a \( \mu \text{op} \) limit; any macro-op that ends up at a decoder with insufficient decode capability stalls until an appropriate decoder is available. Zesto also supports \( \mu \text{op} \) fusion [6], and so when this feature is enabled, a fused pair of \( \mu \text{ops} \) only counts toward a decoder’s capacity limit as a single \( \mu \text{op} \). Macro-op fusion is currently not supported [10]. The \( \mu \text{ops} \) are then placed in a \( \mu \text{op} \) queue (\( \mu \text{opQ} \)).

Some x86 instructions decode in \( \mu \text{op} \) “flows” that exceed four \( \mu \text{ops} \) or have other decoding complications. For these, the decode logic must rely on the support of a micro-op sequencer (MS) to generate the appropriate \( \mu \text{op} \) flow. For complex x86 instructions, decode must first wait for decoder lane zero (conventionally the most complex decoder) to be available, which then communicates with the MS to decode the instruction. The MS then provides multiple decoded \( \mu \text{ops} \) per cycle (up to the decode width) until the flow is complete, and then the decoding process transfers back to the regular hard-wired decoders. The x86 ISA also supports repeating (“REP”) instructions, where a REP prefix byte causes the instruction to be executed multiple times until an index register satisfies some condition (e.g., is equal to zero). This is used for, among other things, very compact single-instruction implementations of memory move or copy functions. In these cases, Zesto injects additional \( \mu \text{ops} \) to implement the control flow associated with the REP. For example, a “micro-jump” is inserted before the execution of any other \( \mu \text{ops} \) to test for the situation where a REP instruction is invoked for zero iterations. At the end of each iteration, an additional \( \mu \text{op} \) is also included to update the index register followed by another micro-jump \( \mu \text{op} \) to test whether the REP has completed. Since REP instruction are actually interruptible operations, Zesto represents each iteration as a separate macro-op data structure, but tracks statistics as if all iterations formed a single, giant x86 operation.

Much of the microarchitectural modeling of Zesto’s decode block deals with x86 specific “features” and therefore are simply not supported by most other simulation models.

### 4.3. Allocation

The allocation stage handles the assignment of hardware resources to the individual \( \mu \text{ops} \). The default Zesto model assumes a Pentium/Core-style physical register organization where each physical register is bound to a corresponding reorder buffer (ROB) entry. Modeling a separate physical register file (or separate integer vs. floating) would be simple but is not currently implemented. Load instructions need to wait for a load queue (LDQ) entry to be available, and similarly for store instructions and the store queue (STQ). All \( \mu \text{ops} \) require a ROB entry, and all non-NOPs require a reservation station (RS) entry. If any required resource is not available, allocation stalls. Each fused \( \mu \text{op} \) occupies only a single RS entry and a single ROB entry.

The allocation stage also performs functional unit assignments for the \( \mu \text{ops} \). Execution resources are divided into groups, called dispatch ports, execution ports, or simply ports [8]. Certain types of functional units may be replicated across multiple ports; for example in Figure 4, simple integer execution units (IEU) are available on ports 0, 1 and 5. At allocation time, each \( \mu \text{op} \) is bound to a single execution port. After entering the execution stage (described below), the \( \mu \text{op} \) will only bid and issue on its designated port. Naturally, \( \mu \text{ops} \) will only be assigned to ports where an appropriate functional unit exists (e.g., a load would never get bound to port 4 in our example). Our current implementation uses a simple load-balancing heuristic to assign \( \mu \text{ops} \) to ports [22].

### 4.4. Execution

The execution block (Figure 4) handles the dynamic scheduling of \( \mu \text{ops} \), movement between the reservation stations (RS) and the execution units, the actual execution, memory instruction scheduling, and result writeback. \( \mu \text{ops} \) reside in the RS until they have received all input tags. At
this point, the $\mu$op bids for permission to proceed to its functional unit, but the select-grant process occurs on a port-by-port basis. That is, on any given cycle, the ready $\mu$ops bound to port 0 will compete to issue to port 0, and this occurs completely independently from the scheduling activities on any other ports. For a $k$-issue superscalar processor with $n$ RS entries, such an organization only requires $k$ separate $n$-choose-oldest-1 select blocks, rather than a single monolithic $n$-choose-oldest-$k$ block which would be incredibly difficult to implement for current clock speeds. The tradeoff of such an approach is that even in the case of multiple ready $\mu$ops bound to a single port, any unutilized functional units on other ports cannot be used by these $\mu$ops. Most other timing simulators do not consider these types of resource constraints which can lead to overly optimistic instruction schedules. For some types of research studies, such detail will not be important; for studies involving the detailed design and modification of the instruction scheduling or execution logic, not considering this level of detail can lead to very different performance results and possibly impractical solutions.

Zesto’s execution model implements true, decoupled speculative scheduling. The wakeup-select loop causes a $\mu$op to broadcast its tag to its dependents, but after this the $\mu$op must first access the payload RAM to read its information (e.g., data operands, opcode, etc.) before proceeding to the actual functional units. During the payload RAM read latency (which is explicitly modeled as separate pipeline stages), the issued $\mu$op’s dependents will continue to be speculatively scheduled; that is, the scheduling loop (wakeup-select) is completely decoupled from the actual execution loop. This means that even if the $\mu$op was mis-scheduled, the actual issue resources have now been consumed. Contrast this to the scheduling implementation in the MASE simulator where their instruction mis-scheduling (e.g., due to a cache miss) causes extra delay to be modulated, but the additional resource utilization is not properly accounted for.

When a $\mu$op finally reaches the end of the payload RAM stage(s), it checks to see if all of its input operands are available and valid. If they are, then the $\mu$op simply proceeds to execute and it deallocates its RS entry (for fused $\mu$ops, the last $\mu$op to issue in the fused pair is responsible for the RS entry deallocation). If one or more inputs is not actually ready, for example if the $\mu$op was scheduled assuming that a parent load would hit in the cache but it turned out to be a miss, then a scheduling replay is required. In this case, the operation at the ALU is invalidated, the status of the $\mu$op’s RS entry is reset, and the $\mu$op may be rescheduled for the future (e.g., reschedule the $\mu$op assuming its parent load now hits in the L2 cache). Since the $\mu$op may have had some of its dependents also speculatively issued, these $\mu$ops also need to be “snatched back.” We assume that this snatch back process can occur in a single cycle, which is reasonable for Intel Core-like microarchitectures. For very aggressively pipelined microarchitectures like the Intel Pentium 4, RS entries are deallocated on issue and so mis-scheduled $\mu$ops would have to be diverted to a separate buffer and then re-allocated back into the RS [8]. The current Zesto model does not support this, but we feel that this is reasonable given industry’s trend away from such super-pipelined designs.

At the end of execution, the $\mu$op broadcasts its results to its dependents and then updates its status in the ROB. Note that prior to result broadcast, the bypass bus must be available. We assume one bypass bus per execution port. In the normal situation where one $\mu$op is issued to a port per cycle, then only one $\mu$op will complete execution on that port per cycle, and so the single bypass path per port will suffice. In the case of multi-cycle instructions, however, more than one $\mu$op on the same execution port (but executing on different physical functional units) may complete at the same time. In this case, only one may proceed and the other will have to stall and try again the next cycle.\(^3\) This in turn may lead to additional mis-schedulings of the stalled $\mu$op’s dependent instructions.

**Load Instruction Execution**

Zesto uses an Intel Pentium/Core-like approach for the handling of load and store instructions. Each load is represented by a single load $\mu$op. After allocation, the load $\mu$op is inserted into the RS, and it also has an associated entry in the LDQ. When the load $\mu$op issues from the RS, it makes its way through the payload RAM pipeline as usual, and then executes on an address generation unit (AGU) before writing the computed address into its LDQ entry. Note that

---

\(^3\)For multi-cycle instructions with known latencies (e.g., integer multiply), one could implement a scheduling algorithm that also pre-scheduled bypass usage, but the current implementation in Zesto does not do this.
in the execution port organization shown in Figure 4, ports 2, 3 and 4 each only support a single operation (load, store address and store data, respectively). This reflects an optimized datapath implementation where these three ports do not actually have to have full bypass networks because their results will be written directly to the corresponding load or store queue entries in a direct-mapped fashion.

From the LDQ, a load \( \mu \text{op} \) may issue depending on the speculation policy. In a conservative configuration, the load will wait until all younger store addresses have been resolved so that store-load ordering violations can be guaranteed. In more aggressive configurations, Zesto also supports speculative memory disambiguation where a predictor can decide whether or not the load issues from the LDQ to the data cache. When a load does issue, it starts three accesses in parallel: one for the data cache, one for the DTLB, and one to search the STQ for store-to-load forwarding. Similar to the IL1 and ITLB, Zesto assumes that the DL1 is virtually-indexed and physically tagged, and so the DL1 access cannot complete until the virtual-to-physical translation has been performed. A miss causes the request to be enqueued in a MSHR entry which will then be scheduled to proceed to the L2 cache subject to bus and L2 port availability. We will not go into detail about the Zesto cache hierarchy, but we make use of a callback-based approach (similar to several other simulators) and model finite-capacity MSHRs, bus contention, cache port contention on a per-bank basis, and multiple hardware prefetchers. Eventually, a hit either occurs in one of the cache levels, or the request is sent to the memory controller. Split-line DL1 accesses are handled in a manner similar to the IL1 where two cache requests must be made and the load is not considered as completed until both portions have returned their data.

Zesto models the STQ search as having the same latency as a DL1 hit; doing otherwise would cause great confusion for the out-of-order speculative instruction scheduling [26]. In the case of a hit, the value is forwarded to the load’s dependents and that concludes the load’s execution. Note that the forwarding can only come from a single STQ entry. It is possible that, for example, a four-byte load has a match on one byte with a one-byte store, and also has a match on two other bytes with a different two-byte store. The load’s final value would then have to be stitched together from one byte from the first store, two bytes from the second, and one byte from the value retrieved from the data cache. Instead of attempting to model the rather complicated multi-match/multi-forward/splice-with-DL1 logic, Zesto simply forbids this case. In such a situation, the load must simply wait for all of the relevant stores to writeback to the data cache and then read all of the bytes from the DL1 in a single access. Note also that in the case of a STQ hit, the original DL1 and DTLB accesses continue to progress through the cache hierarchy, possibly using up bus bandwidth, occupying MSHR entries, and even triggering prefetches. When the request eventually comes back with its result, it will discover the load was already satisfied by the STQ and the result is dropped. It is possible that when the cache request returns, the load does not even exist anymore (it may have committed or been flushed due to being on the wrong path of execution). In a real processor, it would be very difficult to have a STQ hit trigger a mechanism that somehow “chased down” the original load request (which may have even already left the chip to access main memory). The original load request does, however, generate additional activity in the cache hierarchy, and studies including such traffic when modeling the performance of cache/memory could observe different results.

**Store Instruction Execution**

In the RS, store instructions are somewhat similar to loads, but they are decomposed into two separate \( \mu \text{ops} \): a store address (STA) \( \mu \text{op} \) and a store data (STD) \( \mu \text{op} \) (although if fused they may share a single RS entry). From a scheduling perspective, the STA and STD \( \mu \text{ops} \) are completely independent and can issue in any order depending on the arrival of their input tags. The STA \( \mu \text{op} \) also issues to an AGU and then places the computed address in the corresponding STQ entry. The STD issues to a STD port that effectively computes nothing; the only purpose is to forward the data operand to the corresponding STQ entry. One may wonder what the purpose of this extra step is since no actual useful computations are being performed; for example, the SimpleScalar 3.0 and 4.0 models allocate the STD operation directly into the STQ entry where it waits for its data operand to arrive. The problem with the “SimpleScalar” approach\(^4\) is that the implementation implications of having the STD operation wait directly in the STQ is that the result bypass network must now be extended to the STQ as well. This would require adding CAM ports to the STQ to support the data capture of the STD operation’s input value from the bypass network. The approach used in the Zesto model corresponds to a hardware implementation where the existing CAM logic in the RS entries and payload/bypass network are reused to capture the STD’s input, and then from there the value can be directly written into the STQ entry with a lower-overhead direct-mapped RAM port.

For store operations, the STQ entry simply waits until both STA and STD results have arrived. At this point, the STQ searches forward in the LDQ to detect any speculatively mis-ordered load operations. Detecting address matches between stores and loads in x86 is somewhat tricky because of the different memory operation sizes and the lack of alignment restrictions. Consider again the loads and

\(^4\)We are not trying to pick on SimpleScalar; this is a modeling inaccuracy in many timing simulators, but we use SimpleScalar as an example due to its familiarity for many researchers.
stores from Figure 1(b) which exhibit a variety of sizes and alignments. Some stores may overwrite some bytes of other stores (but not all), and the matching logic is further complicated by the fact that word-level address comparisons do not work and so per-byte matching must be performed. This is one of the examples where Zesto carefully models the detailed operation of the processor to support x86 features, but one can easily see how this type of logic can greatly increase simulation overhead. Beyond this, the store operations do not perform any other functions but simply wait until commit to write their values back to the cache.

4.5. Commit

The instruction commit process makes instruction results globally visible to the architected state and deallocates related hardware resources. The x86 ISA, and in particular modern µop-based pipelines, add some complications because commit must appear to the outside world as if the x86 operation executed atomically. That is, the external world should never be able to observe a processor state (i.e., the pipeline takes an interrupt) where part of a macro-op’s µops have been committed while others have not. This constraint makes Zesto’s commit process more “bursty” as all µops must wait for all other µops within the same flow to complete execution before any of them can commence with the commit process. Once the commit process starts for even a single µop in the flow, then all µops must be committed. Such commit behaviors, however, could have significant impact (positive or negative) on research proposals regarding aggressive commit techniques such as early resource deallocation [15].

Store instructions write their values back at commit as well. Zesto makes use of the “senior store queue” organization where a portion of the STQ implements a virtual queue of stores that have committed but not yet completed writing back to memory. The alternative is to implement a separate writeback buffer, but such a buffer would also have to be searched by loads when they execute. Instead of implementing another complex piece of address-matching and data-forwarding logic, the idea of the senior STQ is to reuse the existing associative logic in the STQ to fulfill this need. At commit, store µops release their ROB entries and enter the senior STQ. Physically, entering the senior STQ does not actually involve moving the contents of the STQ entry anywhere; only a simple hardware pointer (STQ_head) needs to be updated. Stores in the senior STQ then attempt to issue to the DL1 and DTLB (with split-line accesses requiring two separate DL1 writes); the store writeback eventually finishes, and the corresponding senior STQ entry is marked as completed. The STQ entries corresponding to this senior STQ are deallocated in order; STQ entries cannot be reallocated to new stores until they have been removed from the senior STQ. Modeling of such behavior increases store queue capacity pressure since the store µops occupy STQ entries for some number of cycles beyond the conventional commit point.

4.6. Uncore

In addition to the main processor pipeline, Zesto also models several “uncore” components (those parts not belonging to the processor cores). In Zesto, the uncore includes the unified L2 cache (including the bus from the cores to the L2), L2 hardware prefetchers, the memory controller, and the DRAM. The L2 cache behaves just like the other cache levels, and so we will not elaborate on it further here. L2 misses issue from the L2 MSHR entries to the memory controller. The memory controller accepts the requests and inserts them in a transaction queue. Zesto supports a memory controller model that attempts to schedule accesses to maximize row buffer hits [20]. The memory controller then issues the requests to the main memory model, which can be configurable as well. One can simply choose to instantiate a simple constant-latency model, but we have also implemented a simple SDRAM timing model that accounts for memory banking, row buffer hits, some of the critical memory timing constraints (e.g., precharge delays, write-to-read delays, etc.), DDR transfers, and periodic refresh.

5. Implementation and Validation

Zesto was implemented on top of the pre-release version of the x86 toolset. We started with the functional µop-level simulator as the basis for our oracle functional execution engine. As such, we also inherit many of the limitations of the original functional simulator, most importantly being the lack of support for 64-bit code and SIMD extension instructions (e.g., MMX/SSE). We made many extensive changes to the µop format. For example, the original format allowed each µop to consume up to four inputs (not including flags), and generate up to three outputs. This did not conform with conventional notions of a “RISC-like” µop. We modified the µop format to have up to three inputs (needed to support some of the fused µop formats) and generate only a single register output. This required rewriting several of the µop flows to use longer sequences of these more RISC-like µops. To handle partial register writes (for example where one µop performs a 16-bit register modification and then a subsequent µop reads the 32-bit version of the register), all byte and word (16-bit) register modifications require an extra µop to be injected which takes the low-width result as one operand, the previous 32-bit result as the second operand (requires careful handling of input dependencies), and then generates a merged 32-bit result so that all subsequent reads do not have to worry about merging register values from multiple instructions.

The complete validation of Zesto is still an on-going project, but it has reached a state where we have enough
At a recent workshop panel, several researchers from industry argued the importance of cycle-level models and the general importance of validating academic simulation models against real hardware [3]. The consensus was that validation of academic simulators against real hardware is not necessary so long as the proper research insights can be provided by the study. Nevertheless, we were not entirely comfortable with using our simulator in a complete “open loop” mode, and so we have made some preliminary efforts to validate our implementation. We configured our simulator to model an Intel Core 2 (Merom) microarchitecture, ran a variety of hand-written microbenchmarks through the Zesto simulator (to completion), and then also ran the same exact microbenchmarks to match up with real observed performance across three different machines (albeit with the same pipeline microarchitecture) greatly increases our confidence that at least the majority of critical pipeline details have been modeled with sufficient accuracy. We do not realistically expect to be able to be fully accurate and faithful with respect to the real hardware as there are simply too many technical details where we must guess at the implementations (e.g., branch prediction algorithms, exact details of the cache hierarchy and MSHR architecture, prefetcher and prefetch throttling algorithms, cache replacement policies, and many others).

6. Zesto Multi-Core Support

Multi-core simulation was not one of the original design objectives for Zesto, but we have added a few features to support limited multi-core configurations. Due to the lack of implementation of critical system calls such as fork, join and other synchronization primitives, Zesto’s multi-core support is currently limited to multi-programmed workloads rather than true cooperative multi-threaded applica-

---

Table 1. Our Intel Core/Merom-like configuration.

| Component | 32KB, 8-way | ITLB | 128-entry, 4-way | IL1 | 2-way | 8-way | 4-way | BPred | TAGE [21] | 4KB | DLB | 2K-entry, 4-way | iBTB | 512-entry, 4-way | RAS | 16-entry | byteQ | 3 × 16-byte entries | IQ | 18 entries | uopQ | 24 entries | Decoders | 4-1-1-1 with fusion | Out-of-Order | RS | 32 fused entries | LDQ | 32 entries | ROB | 96 fused entries | STQ | 20 entries | Cache/Memory | DL1 | 32KB, 8-way, 2-cycle (+1 for A0U) | DTLB0 | 16 entries, 4-way | DTLB1 | 256 entries, 4-way | Mem. Unit | 16-entry request queue | DRAM | DDR2-1066/1333 | Execution Functional Units | Port 0: Simple Integer, Shift, FMUL, FFSW, Complex-FP | Port 1: Simple Integer, IMUL, FADD | Port 2: Simple Integer, Branch/Jump | Port 3: Load | Port 4: Store Address, Load | Port 5: Store Data |
Table 2. Microbenchmarks used for preliminary validation. Performance reported in execution time (seconds).

<table>
<thead>
<tr>
<th>Microbenchmark</th>
<th>Name</th>
<th>Description</th>
<th>1.87GHz CPU/DDR2-1066</th>
<th>2.67GHz CPU/DDR2-1333</th>
<th>3.0GHz CPU/DDR2-1333</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td>Measured</td>
<td>Simulated</td>
<td>Err%</td>
</tr>
<tr>
<td>bsearch</td>
<td></td>
<td>Binary search on a sorted array</td>
<td>2.321B</td>
<td>2.307B</td>
<td>0.60%</td>
</tr>
<tr>
<td>div</td>
<td></td>
<td>Division on an array of integers</td>
<td>2.764B</td>
<td>2.764B</td>
<td>0.00%</td>
</tr>
<tr>
<td>dmem</td>
<td></td>
<td>Sequential memory accesses on a small array</td>
<td>4.464B</td>
<td>4.463B</td>
<td>0.01%</td>
</tr>
<tr>
<td>fp</td>
<td></td>
<td>Mix of FP add/mul/div operations</td>
<td>2.181B</td>
<td>2.181B</td>
<td>0.00%</td>
</tr>
<tr>
<td>memory</td>
<td></td>
<td>Sequential memory accesses on a large array</td>
<td>4.968B</td>
<td>4.967B</td>
<td>0.00%</td>
</tr>
<tr>
<td>mul</td>
<td></td>
<td>Multiplication on an array of integers</td>
<td>4.010B</td>
<td>4.010B</td>
<td>0.00%</td>
</tr>
<tr>
<td>dijkstra</td>
<td></td>
<td>Shortest path in graph (MiBench)</td>
<td>3.604B</td>
<td>3.604B</td>
<td>0.00%</td>
</tr>
<tr>
<td>tifedither</td>
<td></td>
<td>Dither a TIFF image (MiBench)</td>
<td>1.035B</td>
<td>1.032B</td>
<td>0.29%</td>
</tr>
<tr>
<td>Average Absolute Error %</td>
<td></td>
<td></td>
<td>0.02%</td>
<td>0.02%</td>
<td>0.02%</td>
</tr>
</tbody>
</table>

The current multi-core support for Zesto still needs more work. The current version of Zesto’s multi-core support does not model cache coherence invalidations or the enforcement of memory consistency. Since the simulator only handles multi-programmed workloads, each core operates on a disjoint set of physical memory locations, and so coherence probes will never result in hits (i.e., invalidations) and similarly for probes into the cores’ load queues for enforcing memory consistency.

7. Conclusions

Zesto is not a simulator meant to replace all other simulators. In fact, Zesto was designed to fill a very specific niche in the simulation spectrum. For those interested in pursuing detailed microarchitecture research for x86 pipelines, we believe that x86 is very good for this purpose. There are many types of simulation studies where Zesto is probably quite sub-optimal.

A secondary purpose for the Zesto framework is for education in advanced graduate-level computer architecture courses. The Zesto simulator has been used in such a course at Georgia Tech to provide students with a deeper understanding of the organization of modern high-performance, superscalar, out-of-order microprocessors. The Zesto simulator is available to the public at —.—.—.— (web-address will be made available after official public release) with an open license on all of our source code (the portions orig-
inally from SimpleScalar will remain under the terms of the original SimpleScalar license). We will also include all course materials from the associated course; hopefully the community will find both the simulator and the other teaching materials useful for research and education.

Acknowledgments

Funding and equipment were provided by a grant from Intel Corporation. Funding in part was also provided by NSF grants CCF-0702275 and CCF-0643500. Samantian Subramaniam was supported by an Intel fellowship.

References


[10] Intel Corporation. Introducing the 45nm Next Generation Intel Core Microarchitecture. Technology@Intel Magazine 4, 10 (May 2007).


